The first Intel Tiger Lake processors to ship with Gen12 graphics (Xe) are scheduled to arrive in 2020/2021, and we’re now hearing a bit more about the architecture that will be underpinning them. Last week, Intel released a new set of Linux patches that describe a new Display State Buffer (DSB) engine, which is said to handle batch submit
Leave a comment